View MPC9658_1282615.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9658/D Rev 3, 02/2003
3.3V 1:10 LVCMOS PLL Clock Generator
The MPC9658 is a 3.3V compatible, 1:10 PLL based clock generator and zero-delay buffer targeted for high performance low-skew clock distribution in mid-range to high-performance telecom, networking and computing applications. With output frequencies up to 250 MHz and output skews less than 120 ps the device meets the needs of the most demanding clock applications. The MPC9658 is specified for the temperature range of 0C to +70C. Features * 1:10 PLL based low-voltage clock generator
MPC9658
LOW VOLTAGE 3.3V LVCMOS 1:10 PLL CLOCK GENERATOR
Freescale Semiconductor, Inc...
Pin and function compatible to the MPC958 Functional Description The MPC9658 utilizes PLL technology to frequency lock its outputs FA SUFFIX onto an input reference clock. Normal operation of the MPC9658 requires 32 LEAD LQFP PACKAGE CASE 873A the connection of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output frequency is equal to the reference frequency of the device and VCO_SEL selects the operating frequency range of 50 to 125 MHz or 100 to 250 MHz. The two available post-PLL dividers selected by VCO_SEL (divide-by-2 or divide-by-4) and the reference clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal VCO of the MPC9658 is running at either 2x or 4x of the reference clock frequency. The MPC9658 has a differential LVPECL reference input along with an external feedback input. The MPC9658 is ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance. The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close the phase locked loop, enabling the PLL to recover to normal operation. The MPC9658 is fully 3.3V compatible and requires no external loop filter components. The inputs (except PCLK) accept LVCMOS except signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 transmission lines. For series terminated transmission lines, each of the MPC9658 outputs can drive one or two traces giving the devices an effective fanout of 1:16. The device is packaged in a 7x7 mm2 32-lead LQFP package.
* * * * * * * * *
Supports zero-delay operation 3.3V power supply Generates clock signals up to 250 MHz Maximum output skew of 120 ps Differential LVPECL reference clock input External PLL feedback Drives up to 20 clock lines 32 lead LQFP packaging
W
(c) Motorola, Inc. 2003
For More Information On This Product, 1 Go to: www.freescale.com
Freescale Semiconductor, Inc.
MPC9658
Q0 VCC 225k PCLK PCLK 0
&
Q1 /1 /2 0 0 1 /2 Q2 1 Q3 Q4 Q5 Q6
Ref
VCO
1
PLL 200-500 MHz VCC 25k FB_IN VCC 325k FB
Q7 Q8 Q9 QFB
Freescale Semiconductor, Inc...
PLL_EN VCO_SEL BYPASS MR/OE 25k
Figure 1. MPC9658 Logic Diagram
GND
24 GND Q1 VCC Q0 GND QFB VCC VCO_SEL 25 26 27 28
23
22
21
20
19
18
17 16 15 14 13 Q6 VCC Q7 GND Q8 VCC Q9 GND
MPC9658
29 30 31 32 1 2 3 4 5 6 7 8 12 11 10 9
VCC_PLL
PLL_EN
MR/OE
PCLK
PCLK
FB_IN
Figure 2. MPC9658 32-Lead Package Pinout (Top View)
MOTOROLA
For More Information On This Product, 2 Go to: www.freescale.com
BYPASS
GND
GND
VCC
VCC
Q2
Q3
Q4
Q5
TIMING SOLUTIONS
Freescale Semiconductor, Inc.
MPC9658
Table 1. PIN CONFIGURATION
Pin PCLK, PCLK FB_IN VCO_SEL BYPASS PLL_EN MR/OE Q0-9 QFB GND VCC_PLL I/O Input Input Input Input Input Input Output Output Supply Supply Supply Type LVPECL LVCMOS LVCMOS LVCMOS LVCMOS LVCMOS LVCMOS LVCMOS Ground VCC VCC PECL reference clock signal PLL feedback signal input, connect to QFB Operating frequency range select PLL and output divider bypass select PLL enable/disable Output enable/disable (high-impedance tristate) and device reset Clock outputs Clock output for PLL feedback, connect to FB_IN Negative power supply (GND) PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin VCC_PLL. Please see applications section for details. Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply for correct operation Function
Freescale Semiconductor, Inc...
VCC
Table 2. FUNCTION TABLE
Control PLL_EN Default 1 0 Test mode with PLL bypassed. The reference clock (PCLK) is substituted for the internal VCO output. MPC9658 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. Test mode with PLL and output dividers bypassed. The reference clock (PCLK) is directly routed to the outputs. MPC9658 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. VCO / 1 (High frequency range). fREF = fQ0-9 = 2 fVCO Outputs enabled (active) Selects the VCO outputa 1
BYPASS
1
Selects the output dividers.
VCO_SEL MR/OE
1 0
VCO / 2 (Low frequency range). fREF = fQ0-9 = 4 fVCO Outputs disabled (high-impedance state) and reset of the device. During reset the PLL feedback loop is open. The VCO is tied to its lowest frequency. The length of the reset pulse should be greater than one reference clock cycle (PCLK).
a.
PLL operation requires BYPASS=1 and PLL_EN=1.
Table 3. ABSOLUTE MAXIMUM RATINGSa
Symbol VCC VIN VOUT IIN IOUT Supply Voltage DC Input Voltage DC Output Voltage DC Input Current DC Output Current Characteristics Min -0.3 -0.3 -0.3 Max 3.9 VCC+0.3 VCC+0.3 20 50 Unit V V V mA mA Condition
TS Storage Temperature -65 125 C a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.
TIMING SOLUTIONS
For More Information On This Product, 3 Go to: www.freescale.com
MOTOROLA
Freescale Semiconductor, Inc.
MPC9658
Table 4. GENERAL SPECIFICATIONS
Symbol VTT MM HBM LU CPD CIN JA Characteristics Output Termination Voltage ESD Protection (Machine Model) ESD Protection (Human Body Model) Latch-Up Immunity Power Dissipation Capacitance Input Capacitance LQFP 32 Thermal resistance junction to ambient JESD 51-3, single layer test board 200 2000 200 10 4.0 83.1 73.3 68.9 63.8 57.4 59.0 54.4 52.5 50.4 47.8 23.0 86.0 75.4 70.9 65.3 59.6 60.6 55.7 53.8 51.5 48.8 26.3 Min Typ VCC
B2
Max
Unit V V V mA pF pF C/W C/W C/W C/W C/W C/W C/W C/W C/W C/W C/W
Condition
Per output Inputs Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min MIL-SPEC 883E Method 1012.1
Freescale Semiconductor, Inc...
JESD 51-6, 2S2P multilayer test board
JC
LQFP 32 Thermal resistance junction to case
Table 5. DC CHARACTERISTICS (VCC = 3.3V 5%, TA = 0C to 70C)
Symbol VIH VIL VPP VCMRa VOH VOL ZOUT IIN ICC_PLL ICCQ a b c d Characteristics Input High Voltage Input Low Voltage Peak-to-Peak Input Voltage Common Mode Range Output High Voltage Output Low Voltagec Output Impedance Input Currentd Maximum PLL Supply Current Maximum Quiescent Supply Current (PCLK) (PCLK) 250 1.0 2.4 0.55 0.30 14 - 17 200 12 13 20 20 VCC-0.6 Min 2.0 Typ Max VCC + 0.3 0.8 Unit V V mV V V V V Condition LVCMOS LVCMOS LVPECL LVPECL IOH=-24 mAb IOL= 24 mA IOL= 12 mA VIN=VCC or GND VCC_PLL Pin
W
A mA
mA All VCC Pins VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (DC) specification. The MPC9658 is capable of driving 50 transmission lines on the incident edge. Each output drives one 50 parallel terminated transmission line to a termination voltage of VTT. Alternatively, the device drives up to two 50 series terminated transmission lines. The MPC9658 output levels are compatible to the MPC958 output levels. Inputs have pull-down resistors affecting the input current.
MOTOROLA
For More Information On This Product, 4 Go to: www.freescale.com
TIMING SOLUTIONS
Freescale Semiconductor, Inc.
MPC9658
Table 6. AC CHARACTERISTICS (VCC = 3.3V 5%, TA = 0C to 70C)a
Symbol fref Characteristics Input reference frequency PLL mode, external feedback Input reference frequency in PLL bypass moded VCO lock frequency rangee Output Frequency Peak-to-peak input voltage (PCLK) Common Mode Range (PCLK) Input Reference Pulse Widthg Propagation Delay (static phase offset) PCLK to FB_IN fREF=100 MHz any frequency PCLK to Q0-9 /2 feedbackc /4 feedbackd /2 feedbackb /4 feedbackc Min 100 50 0 200 100 50 500 1.2 2.0 -70 -125 1.0 (T/2)-400 0.1 T/2 +80 +125 4.0 120 (T/2)+400 1.0 7.0 6.0 80 80 5.5 6.5 6-20 2-8 Typ Max 250 125 250 500 250 125 1000 VCC-0.9 Unit MHz MHz MHz MHz MHz MHz mV V ns PLL locked ps ps ns ps ps ns ns ns ps ps ps ps MHz MHz 0.55 to 2.4V PLL locked PLL locked LVPECL LVPECL Condition PLL locked PLL locked
fVCO fMAX VPP VCMRf tPW,MIN t()
Freescale Semiconductor, Inc...
tPD tsk(O) DC tr, tf tPLZ, HZ tPZL, LZ tJIT(CC) tJIT(PER) tJIT() BW
Propagation Delay (PLL and divider bypass) Output-to-output Skewh Output Duty Cyclei Output Rise/Fall Time Output Disable Time Output Enable Time Cycle-to-cycle jitter Period Jitter
I/O Phase Jitter fVCO=500 MHz and / 2 feedback, RMS (1)j fVCO=500 MHz and / 4 feedback, RMS (1) PLL closed loop bandwidthk / 2 feedbackc / 4 feedbackd
a b c d e f g h i j k
tLOCK Maximum PLL Lock Time 10 ms AC characteristics apply for parallel output termination of 50 to VTT. /2 PLL feedback (high frequency range) requires VCO_SEL=0, PLL_EN=1, BYPASS=1 and MR/OE=0. /4 PLL feedback (low frequency range) requires VCO_SEL=1, PLL_EN=1, BYPASS=1 and MR/OE=0. In bypass mode, the MPC9658 divides the input reference clock. The input frequency fref must match the VCO frequency range divided by the feedback divider ratio FB: fref = fVCO / FB. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t(). Calculation of reference duty cycle limits: DCREF,MIN = tPW,MIN fREF 100% and DCREF,MAX = 100% - DCREF,MIN. See application section for part-to-part skew calculation in PLL zero-delay mode. Output duty cycle is DC = (0.5 400 ps fOUT) 100%. E.g. the DC range at fOUT=100MHz is 46%TIMING SOLUTIONS
For More Information On This Product, 5 Go to: www.freescale.com
MOTOROLA
Freescale Semiconductor, Inc.
MPC9658
APPLICATIONS INFORMATION
Programming the MPC9658 The MPC9658 supports output clock frequencies from 50 to 250 MHz. Two different feedback divider configurations can be used to achieve the desired frequency operation range. The feedback divider (VCO_SEL) should be used to situate the VCO in the frequency lock range between 200 and Table 7. MPC9658 Configurations (QFB connected to FB_IN)
BYPASS 0 1 PLL_EN X 0 0 1 1 VCO_SEL X 0 1 0 1 Operation Ratio Test mode: PLL and divider bypass Test mode: PLL bypass Test mode: PLL bypass PLL mode (high frequency range) PLL mode (low frequency range) fQ0-9 = fREF fQ0-9 = fREF / 2 fQ0-9 = fREF / 4 fQ0-9 = fREF fQ0-9 = fREF Frequency Output range (fQ0-9) 0-250 MHz 0-125 MHz 0-62.5 MHz 100 to 250 MHz 50 to 125 MHz VCO n/a n/a n/a fVCO = fREF 2 fVCO = fREF 4
500 MHz for stable and optimal operation. Two operating frequency ranges are supported: 50 to 125 MHz and 100 to 250 MHz. Table 7 illustrates the configurations supported by the MPC9658. PLL zero-delay is supported if BYPASS=1, PLL_EN=1 and the input frequency is within the specified PLL reference frequency range.
Freescale Semiconductor, Inc...
1 1 1
Power Supply Filtering The MPC9658 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the VCCA_PLL power supply impacts the device characteristics, for instance I/O jitter. The MPC9658 provides separate power supplies for the output buffers (VCC) and the phase-locked loop (VCCA_PLL) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the VCC_PLL pin for the MPC9658. Figure 3. illustrates a typical power supply filter scheme. The MPC9658 frequency and phase stability is most susceptible to noise with spectral content in the 100kHz to 20MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor RF. From the data sheet the ICC_PLL current (the current sourced through the VCC_PLL pin) is typically 12 mA (20 mA maximum), assuming that a minimum of 2.835V must be maintained on the VCC_PLL pin.
RF = 5-15 RF VCC CF
CF = 22 F VCC_PLL 10 nF MPC9658 VCC 33...100 nF
Figure 3. VCC_PLL Power Supply Filter The minimum values for RF and the filter capacitor CF are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3. "VCC_PLL Power Supply Filter", the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB. As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9658 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.
MOTOROLA
For More Information On This Product, 6 Go to: www.freescale.com
TIMING SOLUTIONS
Freescale Semiconductor, Inc.
MPC9658
Using the MPC9658 in zero-delay applications Nested clock trees are typical applications for the MPC9658. Designs using the MPC9658 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9658 clock driver allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output. Table 8. Confidence Facter CF
CF 1s 2s 3s 4s 5s 6s Probability of clock edge within the distribution 0.68268948 0.95449988 0.99730007 0.99993663 0.99999943 0.99999999
Freescale Semiconductor, Inc...
The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% ( 3s) is assumed, resulting in a worst case timing uncertainty from input to any output of -214 ps to 224 ps relative to PCLK (fREF = 100 MHz, FB=/4, tjit()=8 ps RMS at fVCO = 400 MHz):
Calculation of part-to-part skew The MPC9658 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9658 are connected together, the maximum overall timing uncertainty from the common PCLK input to any output is:
tSK(PP) = tSK(PP) =
[-70ps...80ps] + [-120ps...120ps] + [(8ps @ -3)...(8ps @ 3)] + tPD, LINE(FB) [-214ps...224ps] + tPD, LINE(FB)
Due to the frequency dependence of the I/O jitter, figure 5. can be used for a more precise timing performance analysis.
I/O Phase Jitter versus Frequency Parameter: PLL Feedback Divider FB 20 tjit( ) [ps] RMS 15 FB=/4 10 5 0 200 FB=/2
tSK(PP) = t() + tSK(O) + tPD, LINE(FB) + tJIT()
CF
This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:
PCLKCommon
-t()
tPD,LINE(FB)
250
300 350 400 VCO frequency [MHz]
450
500
Figure 5. Max. I/O Jitter versus frequency
QFBDevice 1 tJIT()
Any QDevice 1
+tSK(O) +t()
QFBDevice2
tJIT()
Any QDevice 2 Max. skew
+tSK(O) tSK(PP)
Figure 4. MPC9658 max. device-to-device skew
Due to the statistical nature of I/O jitter a RMS value (1 s) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 8.
Driving Transmission Lines The MPC9658 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 resistance to VCC/2. This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9658 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 6. "Single
TIMING SOLUTIONS
For More Information On This Product, 7 Go to: www.freescale.com
MOTOROLA
Freescale Semiconductor, Inc.
MPC9658
versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9658 clock driver is effectively doubled due to its capability to drive multiple lines.
MPC9658 OUTPUT BUFFER IN
14
towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).
3.0 OutA tD = 3.8956 OutB tD = 3.9386
2.5
VOLTAGE (V)
2.0 In 1.5
RS = 36
ZO = 50 OutA
MPC9658 OUTPUT BUFFER
1.0 RS = 36 ZO = 50 OutB0 0.5
Freescale Semiconductor, Inc...
IN
14
RS = 36
ZO = 50 OutB1
0 2 4 6 8 TIME (nS) 10 12 14
Figure 7. Single versus Dual Waveforms Figure 6. Single versus Dual Transmission Lines The waveform plots in Figure 7. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9658 output buffer is more than sufficient to drive 50 transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9658. The output waveform in Figure 7. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal: = VS ( Z0 / (RS+R0 +Z0)) = 50 || 50 = 36 || 36 = 14 = 3.0 ( 25 / (18+14+25) = 1.31V At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment VL Z0 RS R0 VL Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 8. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.
MPC9658 OUTPUT BUFFER
14
RS = 22
ZO = 50
RS = 22
ZO = 50
14 + 22 k 22 = 50 k 50 25 = 25 Figure 8. Optimized Dual Line Termination
Differential Pulse Generator Z = 50
ZO = 50
MPC9658 DUT ZO = 50
W
RT = 50 VTT
RT = 50 VTT
Figure 9. PCLK MPC9658 AC test reference
MOTOROLA
For More Information On This Product, 8 Go to: www.freescale.com
TIMING SOLUTIONS
Freescale Semiconductor, Inc.
MPC9658
VCC VCC VCC VCC
B2 B2
GND
PCLK PCLK FB_IN
VPP = 0.8V
VCMR = VCC-1.3V VCC VCC
GND tSK(O) The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device
B2
GND t(PD)
Figure 10. Output-to-output Skew tSK(O)
VCC VCC tP T0 DC = tP /T0 x 100% The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage
Figure 11. Propagation delay (t(PD), static phase offset) test reference
PCLK
Freescale Semiconductor, Inc...
B2
GND FB_IN
TJIT() = |T0 -T1 mean| The deviation in t0 for a controlled edge with respect to a t0 mean in a random sample of cycles
Figure 12. Output Duty Cycle (DC)
Figure 13. I/O Jitter
TN
TN+1
TJIT(CC) = |TN -TN+1 |
T0
TJIT(PER) = |TN -1/f0 |
The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs
The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles
Figure 14. Cycle-to-cycle Jitter
Figure 15. Period Jitter
VCC=3.3V 2.4 0.55 tF tR
Figure 16. Output Transition Time Test Reference
TIMING SOLUTIONS
For More Information On This Product, 9 Go to: www.freescale.com
MOTOROLA
Freescale Semiconductor, Inc.
MPC9658
OUTLINE DIMENSIONS
FA SUFFIX LQFP PACKAGE CASE 873A-03 ISSUE B
4X
6 D1 D1/2
PIN 1 INDEX 32 25
0.20 H A-B D e/2 3 A, B, D
1
E1/2 A
B E
DETAIL G 8 17
F 4 F E/2 DETAIL G
NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H. 4. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C. 5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08-mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07-mm. 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25-mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH. 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1-mm AND 0.25-mm FROM THE LEAD TIP.
Freescale Semiconductor, Inc...
6 E1
7
9
D D 4
D/2
4X
0.20 C A-B D
H
SEATING PLANE
28X
e
32X
0.1 C
C
DETAIL AD
PLATING BASE METAL
c
8X
( q1_)
R R2 R R1
0.20
SECTION F-F
A
A2
0.25
GAUGE PLANE
A1
(S) (L1) DETAIL AD
L
q_
MOTOROLA
For More Information On This Product, 10 Go to: www.freescale.com
EEE EEE
b
M
b1
c1
DIM A A1 A2 b b1 c c1 D D1 e E E1 L L1 1 R1 R2 S
5
8
C A-B D
MILLIMETERS MIN MAX 1.40 1.60 0.05 0.15 1.35 1.45 0.30 0.45 0.30 0.40 0.09 0.20 0.09 0.16 9.00 BSC 7.00 BSC 0.80 BSC 9.00 BSC 7.00 BSC 0.50 0.70 1.00 REF 0_ 7_ 12 _REF 0.08 0.20 0.08 --- 0.20 REF
TIMING SOLUTIONS
Freescale Semiconductor, Inc.
MPC9658
NOTES
Freescale Semiconductor, Inc...
TIMING SOLUTIONS
For More Information On This Product, 11 Go to: www.freescale.com
MOTOROLA
Freescale Semiconductor, Inc.
MPC9658
Freescale Semiconductor, Inc...
Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.
E Motorola Inc. 2003
HOW TO REACH US: USA / EUROPE / LOCATIONS NOT LISTED: TECHNICAL INFORMATION CENTER: 1-800-521-6274 or 480-768-2130 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569 ASIA / PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334 HOME PAGE: http://motorola.com/semiconductors
MOTOROLA
For More Information On This Product, 12 Go to: www.freescale.com
MPC9658/D TIMING SOLUTIONS

▲Up To Search▲

Price & Availability of MPC9658

	To Download MPC9658 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .